



A Comparative Analysis on PV fed Seven Level CHB and NPC Converters using MPPT Technique for Low Power Applications

Satish Kumar Tripathi¹ and Ritesh Diwan²

PG Student [Power Electronics] Department of ECE, Raipur Institute of Technology, Raipur, C.G, India.¹

Associate Professor, Department of ECE, Raipur Institute of Technology, Raipur, C.G, India.²

ABSTRACT: With the advent of efficient DC to DC and DC to AC converters, the performance of standalone and grid connected photovoltaic systems has been improved upto a great extent. Due to the considerably gaining popularity of photovoltaic systems among other renewable resources, power electronic device interface have become an essential key element. This paper describes the comprehensive analysis of seven level cascaded H-bridge (CHB) and neutral point clamped (NPC) multilevel inverters with boost converter using maximum power point tracking algorithm. Maximum power point tracking technique in the photovoltaic systems is implemented using perturb and observe (P&O) to obtain optimal output of PV array by continuously tracking along the maximum power point (MPP). The simulation study has been carried out under MATLAB/Simulation environment.

KEYWORDS: multilevel inverters, cascaded H-bridge, neutral point clamped, maximum power point tracking, photovoltaic cell.

I. INTRODUCTION

The photons carrying the energy of sunlight incident on photovoltaic array is converted into electrical energy. The output power of PV array is capable enough to feed the light loads such as lighting systems and DC motors. However, sensitive and sophisticated applications demand for power electronic converters to process the power output of array. The converters regulate the voltage and current at the load terminal and hence operate the array at maximum power in the grid connected systems [2-3]. The converters equipped with maximum power point tracking (MPPT) technique is based on an algorithm which keeps on detecting the maximum instantaneous power of the PV array. Since the operating point of the array vary intermittently, so the MPPT algorithm is required to set the operating point so as to extract and deliver maximum instantaneous power to the ac load through multilevel inverters [8]. The key advantage lying with the multilevel inverter is the ease of interface with any of the renewable sources such as photovoltaic, wind and fuel cells at the dc input.

Multilevel inverters employ a series of power semiconductor devices and capacitors with a single dc source or a multiple dc sources without a capacitor, which generate voltages with stepped waveforms in the output. With the rise in level, the synthesized output waveform of MLIs consists of increased steps thereby producing a staircase wave which approach near to the desired waveform [3]. The considered topologies for this approach are the CHB and NPC MLIs which requires various independent dc sources and number of capacitors respectively. Generally, each phase of a cascaded multilevel inverter requires “n” dc sources for 2n+1 level. This paper is dedicated to implement PV fed CHB and NPC MLIs with MPPT algorithm using fixed frequency carrier based PWM which utilizes equal dc sources in each phase to generate a seven level equal step multilevel output [6-9] to extract maximum power from the PV array using P&O [10]. This structure is well-suited for high power applications which operate with less THD for increased modulation index.

During constant solar irradiation, PV panels possess a unique operating point where power output of PV is maximized. The nonlinear characteristics of PV power considering a single PV cell is shown in Fig.1. The variation in solar irradiation and temperature under load variation makes the task of extraction of maximum power quite challenging.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017




Fig.1 PV current-versus-voltage characteristics

System Composition: The system described in this paper has been categorized into three individual systems: - Generating a dc signal using photovoltaic system, Tracking maximum power from PV using MPPT, Step up of generated DC signal using boost converter, Pulse pattern generation and Conversion of DC signal to AC signal using single phase CHB and NPC-MLIs.

II. PV MODELLING

A solar cell can be modelled by connecting a current source in parallel with an inverted diode along with a series and a parallel resistance as shown in Fig.2. The series resistance represents the opposition offered in the path of flow of electrons from n to p junction and parallel resistance considers the effect of the leakage current. The output characteristic of a PV module depends on the solar insulation, the cell temperature and the output voltage of the PV module. It is required to model the PV module considering its nonlinear characteristics to implement the design and simulation of Maximum Power Point Tracking (MPPT) for PV system applications. The equivalent circuit of single diode model is depicted in Fig.2. The current source I_{ph} represents the cell photocurrent and I_D is the diode current with R_{sh} and R_s respectively denoting the shunt and series resistances of the cell.




Fig.2 Equivalent model of the PV panel

The simulation model representing the PV array is based on the output current of a single PV equivalent model, and its mathematical equation is represented by

$$I = I_{ph} - I_r \cdot \left[e^{\frac{q(V+IR_s)}{n.k.T}} - 1 \right] - \frac{V+I.R_s}{R_p} \quad (1)$$

Where ‘V’ represents the output PV voltage of one PV panel, I_{ph} is the photocurrent, I_r is the saturation current, q is the electrical charge (1.6×10^{-19} C), η is the p-n junction quality factor, k is the Boltzmann constant (1.38×10^{-23} J/K), and ‘T’ is the temperature (in kelvins).

In Figs. 3 and 4, the power characteristics of the PV cell have been analysed, considering variation in solar irradiation and temperature change. The curve clearly depicts the nonlinear characteristics, and strong effect of intermittent behaviour of climate and weather conditions.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017




Fig.3 PV power characteristic for (a) different irradiation levels & (b) different temperature levels

With the wide variation in solar irradiation throughout the day, the generated output of PV module varies accordingly with rapidly varying weather conditions. To get rid of this problem, Maximum Power Point Tracking (MPPT) algorithm is used which keep on tracking the operating point of I-V curve to achieve to its maximum value. Therefore the MPPT algorithm ensures the maximum power delivery from the solar modules at any particular weather condition. In the proposed study, Perturb & Observe (P & O) algorithm is used to extract maximum power from the PV modules. The operation of P&O method is governed by periodically incrementing or decrementing the output terminal voltage of the PV cell and comparing the power obtained in the current cycle with the power of the previous one (performs dP/dV). If the voltage varies and the power increases, the control system changes the operating point in that direction; otherwise, it changes the operating point in the opposite direction. Once the direction for the change of voltage is known, the voltage variation takes place at a constant rate. The flowchart for MPPT is shown in Fig.4 and the MATLAB/SIMULINK model for P&O algorithm is shown in Fig.5.




Fig.4 MPPT control flow chart




Fig.5 Implementation of P&O method through MatLab/Simulink.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017

III. OPERATION OF BOOST CONVERTER, CHB & NPC CONVERTERS

In PV fed boost converter, the output voltage is greater than input voltage. In the model under study, a power IGBT is considered in boost converter as shown in Fig.6 .The output of the boost converter is shown in fig.7.




Fig.6 MATLAB/SIMULINK model for boost converter




Fig.7 Output voltage of boost converter

A Cascaded H-bridge multilevel inverter is a back to back arrangement [8] of various single phase full bridge inverters. The each H-bridges consists of switches S1, S2, S3 and S4 which can respectively generate three different output voltage levels +V_{dc}, 0, and -V_{dc} by suitably connecting the dc input (PV panel) to the ac output through the different combinations of the four switching devices [7]. In symmetrical topology, the magnitude of the input to each of the H-bridge is the same, whereas in an asymmetrical configuration the magnitude of the input differs for each H-bridge. The number of output phase voltage level 'n' in a cascaded multilevel inverter is given by equation (2).

$$n=2S+1 \quad (2)$$

Where, S is the number of dc sources.

Whereas, in NPC topology [9], semiconductor devices are connected in series and dc link is divided to smaller capacitors and connects to switches by clamp diodes. The clamp diode connections are necessarily required to block the current. The number of capacitors in each phase is proportional to the number of phase voltage levels. The ground point as shown in the figure is the common reference point and is connected to the middle of dc link. To generate N voltage levels by the aim of the diode-clamped inverter, N-1 capacitors are needed on the dc bus.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017




TABLE I
VALID SWITCHING STATES FOR THE
STRUCTURE PROPOSED IN FIG.8

State	Switches in ON State	Output Voltage $V_L(t)$
1	$S_1 S_4 S_5 S_8 S_{11} S_{12}$	+3Vdc
2	$S_1 S_4 S_5 S_8 S_{11} S_{12}$ $S_3 S_4 S_5 S_8 S_9 S_{12}$ $S_1 S_4 S_7 S_8 S_9 S_{12}$	+2Vdc
3	$S_1 S_4 S_7 S_8 S_{11} S_{12}$ $S_3 S_4 S_5 S_8 S_{11} S_{12}$ $S_3 S_4 S_7 S_8 S_9 S_{12}$	+Vdc
4	$S_1 S_2 S_5 S_6 S_9 S_{10}$ $S_3 S_4 S_7 S_8 S_{11} S_{12}$	0
5	$S_2 S_3 S_7 S_8 S_{11} S_{12}$ $S_3 S_4 S_6 S_7 S_{11} S_{12}$ $S_3 S_4 S_7 S_8 S_{10} S_{11}$	-Vdc
6	$S_2 S_3 S_6 S_7 S_{11} S_{12}$ $S_2 S_3 S_7 S_8 S_{10} S_{11}$ $S_3 S_4 S_6 S_7 S_{10} S_{11}$	-2Vdc
7	$S_2 S_3 S_6 S_7 S_{10} S_{11}$	-3Vdc

Fig.8 Seven level CHB multilevel inverter

A PV fed seven level multilevel inverters with a standalone load are shown in Fig.8 and Fig.10. It is possible to obtain voltage levels, $+3V_{dc}$, $+2V_{dc}$, $+V_{dc}$, 0, $-V_{dc}$, $-2V_{dc}$ and $-3V_{dc}$ by suitably firing the switches of the seven level multilevel inverters. The firing pulses are generated using multicarrier pulse width modulation technique. In this technique, as shown in Fig.9, a standard sinusoidal wave is compared with six number of triangular wave to generate the firing pulses for each switch in the multilevel inverter.




Fig.9 Multicarrier PWM technique for seven level multilevel inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017




Fig.10 Seven level NPC multilevel inverter

TABLE II
VALID SWITCHING STATES FOR THE
STRUCTURE PROPOSED IN FIG.10

State	Switches in ON State	Output Voltage $V_L(t)$
1	$S_1 S_2 S_3 S_4 S_5 S_6$	+3Vdc
2	$S_2 S_3 S_4 S_5 S_6 S_{1d}$	+2Vdc
3	$S_3 S_4 S_5 S_6 S_{1d} S_{2d}$	+Vdc
4	$S_4 S_5 S_6 S_{1d} S_{2d} S_{3d}$	0
5	$S_5 S_6 S_{1d} S_{2d} S_{3d} S_{4d}$	-Vdc
6	$S_6 S_{1d} S_{2d} S_{3d} S_{4d} S_{5d}$	-2Vdc
7	$S_{1d} S_{2d} S_{3d} S_{4d} S_{5d} S_{6d}$	-3Vdc

IV. SIMULATION STUDY AND RESULT DISCUSSION

The simulation and performance analysis of the standalone PV system with the seven level CHB and NPC MLIs are carried out under MATLAB/Simulink environment. The PV fed multilevel inverters feeding an RL load has been considered. Fig.10, fig.12 (a) & (b), 14 (a) & (b) show block diagram of PV fed MLI using MPPT and output waveform of the single phase PV based seven-level CHB and NPC multilevel inverters. The load current waveforms are sinusoidal and inductive in nature as desired. The FFT spectrum of the load voltage and current determined using the FFT analysis tool for CHB and NPC MLIs are shown in Fig.12 (c) and fig.13 (c), Fig.14 (c) and fig.15 (c) respectively and the THD of voltage and current are 23.77%, 14.85% and 27.59%, 17.62% respectively.




Fig.10 Block diagram of PV fed MLI using MPPT

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017

TABLE III
SIMULATION PARAMETERS

PV ARRAY VOLTAGE	Symmetric (54.7 V)
Modulating wave frequency	$f_m = 50$ Hz
Switching Frequency	$f_s = 1000$ Hz
Modulation Index	$m_a = 0.85$
Boost Converter Inductance ,capacitance values	$L = 100$ mH, $C = 3000$ μ F
Load Resistance, Inductance values	$R = 100\Omega$, $L = 15$ mH

Alternative phase opposition disposition triangular signals with frequency 1 kHz is employed as carriers and sinusoidal reference with frequency 50 Hz is used with an amplitude modulation index of 0.85. The so-called ‘universal control scheme’ as proposed in [6] is used to modulate the topology.

For a 7-level inverter, carrier and reference signals with aggregated signal are depicted in Fig.11. The simulation parameters are specified in Table III.





Fig.11 Reference and Carrier Waveforms with resulted Aggregated signal “a (t)”




International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com


Vol. 6, Issue 12, December 2017

FFT analysis



(c)


Fig.12 Simulated waveforms for 7-level cascaded inverter; (a) & (b) load voltage $V_L(t)$; and (c) Harmonic profile of load voltage



(a)

(b)

FFT analysis



(c)


Fig.13 (a) & (b) Load current waveform of 7-level CHB-MLI with RL load ($R=100\Omega$, $L=15$ mH) (c) Harmonic spectrum of load current

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017



FFT analysis





Fig.14 Simulated waveforms for 7-level NPC inverter; (a) & (b) load voltage $V_L(t)$; and (c) Harmonic profile of load voltage



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017

FFT analysis




Fig.15 (a) & (b) Load current waveform of 7-level NPC-MLI with RL load (R=100Ω, L=15 mH)
(c) Harmonic spectrum of load current.

TABLE IV
COMPARISON OF PV FED CHB & NPC CONVERTERS

MLIs	Output Voltage Levels	THD % (Voltage)	THD % (Current)	Switches (IGBT)	Diodes	Capacitors	PV Panel
CHB	7	23.77%	14.85%	12	NIL	NIL	3
NPC	7	27.59%	17.62%	12	10	6	1

V. CONCLUSION

The simulation of PV fed seven-level CHB and NPC MLIs with intermediate boost converter using MPPT technique has been described in the paper. The PV array output power delivered to the load can be maximized using P&O control algorithm. The boost converter is allowed to work in continuous mode and the switching sequence of multilevel inverter is generated by a PWM generator which uses APOD-PWM control scheme. Total Harmonic Distortion analysis was performed for inverters output voltage with open loop configuration. By carrying the FFT analysis to examine the performance, it is clearly observed that THD is less for CHB-MLI as compared to the NPC-MLI making it quite suitable for photovoltaic applications. Comparative analyses of investigated structures in terms of THD, device count, requirement of diodes, capacitors used are tabulated in Table IV.

REFERENCES

- [1] Venkatachalam, Jovitha Jerome and J. Karpagam, "An experimental investigation on a multilevel inverter for solar energy applications," *International Journal of Electrical Power and Energy Systems*, 2013, pp.157-167.
- [2] Ebrahim Babaei, Mohammad Farhadi and Farshid Najaty, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices," *Electric Power Systems Research*, 2012, pp. 122- 130.
- [3] Rodriguez, J.; Jih-Sheng Lai; Fang Zheng Peng; , "Multilevel inverters: a survey of topologies, controls, and applications," *Industrial Electronics, IEEE Transactions on* , vol.49, no.4, pp. 724- 738, Aug 2002
- [4] Gupta, K.K.; Jain, S., "A Novel Multilevel Inverter Based on Switched DC Sources," *Industrial Electronics, IEEE Transactions on* , vol.61, no.7, pp.3269-3278, July 2014.
- [5] Jia-Min Shen, Hurng-Liahng Jinn-Chang Wu and Kuen-Der, "Five-Level Inverter for Renewable Power Generation System, *IEEE transactions on energy conversion*," 2013, pp.257-266.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 12, December 2017

- [6] Gupta, K.K.; Jain, S., "A novel universal control scheme for multilevel inverters," *Power Electronics, Machines and Drives (PEMD 2012), 6th IET International Conference on*, vol., no., pp.1,6, 27-29 March 2012.
- [7] Savita Nema, R.K.Nema and Gayatri Agnihotri, "Matlab/Simulink based study of photovoltaic cells I modules I array and their experimental verification," *International Journal of Energy and Environment*, 2010, pp.487-500.
- [8] Dezso Sera, Remus Teodorescu, and Tamas Kerekes, (2009) "Maximum Power Point Trackers Using a Photovoltaic Array Model with Graphical User Interface," Institute of energy technology.
- [9] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," in *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 135-151, Jan. 2016.
- [10] N. Prabakaran, K. Palanisamy, [Analysis and integration of multilevel inverter configuration with boost converters in a photovoltaic system, In Energy Conversion and Management, Volume 128, 2016, Pages 327-342, ISSN 0196-8904.](#)
- [11] Javier Chavarria, Domingo Biel, Francesc Guinjoan, Carlos Meza and Juan J. Negroni, "Energy-Balance Control of PV Cascaded Multilevel Grid-Connected Inverters Under Level Shifted and Phase-Shifted PWMs," *IEEE transactions on industrial electronics*, 2013, pp.98-111.
- [12] Marcelo Gradella Villalva, Jonas Rafael Gazoli and Ernesto Ruppert Filho, "Comprehensive Approach to Modeling and Simulation of Photovoltaic Arrays," *IEEE Transactions on Power Electronics*, 2009, pp. 1198-1207.
- [13] J. Surya Kumari and Ch. Sai Babu, "Comparison of Maximum Power Point Tracking Algorithms for Photovoltaic System," *International Journal of Advances in Engineering & Technology*, 2011, pp. 133-148.
- [14] Michael E. Ropp and Sigifredo Gonzalez, "Development of a MATLAB/Simulink Model of a Single-Phase Grid-Connected Photovoltaic System," *IEEE transactions on energy conversion*, 2009, pp. 1-8.

BIOGRAPHY

Mr. Satish Kumar Tripathi is M. Tech scholar in Raipur Institute of technology, Raipur, India. His current area of specialization in power electronics. He has completed his Bachelors degree in honours from Chhattisgarh Swami Vivekanand Technical University, Raipur, India in 2011 from Electronics and telecommunication branch of Engineering

Mr. Ritesh Diwan received his M.Tech degree from Chhattisgarh Swami Vivekanand Technical university, Raipur. His area of Interest is in Communication Engineering and Solar power. He is a professor in Electronics and telecommunication Department in Raipur Institute of Technology, Raipur, India